Abstract. Application of built-in self-test circuitries allows to improve the testing quality and reliability of complex analog and mixed-signal IC. BIST-circuitry is integrated to original circuit for the purpose of test signal generation, measurement of output responses and decision-making about correctness of circuit under test functioning. The most part of BIST-circuitries for analog and mixed-signal IC uses generators of sine wave or multifrequency wave for test signal generation, but it is not applicable for majority of practical implementations because of crucial increasing the chip area required for in-circuit realization of generator. The built-in self test circuitry for analog and mixed-signal IC based on reconfiguring original circuit in oscillator, which does not need the generator of input test signals, has been proposed. The principles of functioning and main components of the solution have been considered. The correct and incorrect behaviour of analog subcircuit is reflected in digital way by logical 0 or 1. The proposed circuitry provides possibility for joint testing analog and digital subcircuits of mixed-signal IC. The experimental results for benchmark second-order active filter demonstrating high efficiency of proposed BIST-circuitry have been represented. The fault coverage obtained by application of proposed BIST-circuitry is not inferior to results of other authors for the same filter, but measuring and estimation of output responses are performed in-circuit.
Introduction
There are several reasons of high complexity of analog circuits testing, the main of which are tolerance range of internal components parameters, and consequently tolerance of output characteristics, continuous character of signal transformation, nonlinear dependence between output and input signals, etc. The additional complication deals with restricted access to internal nodes of a device in the case of integrated realization.
Many problems in testing could be overcome by using of structural solution of built-in self-test (BIST) realized in the framework of design-for-testability approach (DFT) [1] . BIST-solutions are placed in a chip together with designed devices for the purpose of test signal generation, measurement of output responses and decision-making about quality of circuit under test functioning. The BIST-circuitries are realized on early stages of IC design process. It provides optimal conditions for the next reliable testing of completely realized device. Such an approach is effective for both analog and mixed-signal IC.
The most part of proposed BIST-solutions uses generators of sine wave or multifrequency wave represented by sum or sequence of sine waves for test signal generation [2, 3] . However, such a solution is not applicable for the majority of mixed-signal IC because of crucial increasing the chip area required for in-circuit realization of generator.
The common concept of approach to testing analog IC based on reconfiguration of original circuit in oscillator, which does not need the generator of input test signals, was proposed in [4] . This concept was called as Oscillation-BIST (OBIST). In papers of many authors who use this concept the main attention is paid to ways of transformation the original circuit to oscillator [5 -8] . The topics of measurement the oscillating frequency and decision-making about functional correspondence of tested circuit were not studied completely.
The built-in self-test circuitry based on OBIST concept and oriented at the usage for analog and mixed-signal IC when analog subcircuit can be tested jointly with digital part is proposed in the paper. The solution takes into account tolerances on parameters of analog subcircuits' internal components. The main attention is paid to architecture of the testing subcurcuit, realization of the measurement circuit and the estimating oscillated frequency of a circuit under test.
Main concept
Testing based on circuit reconfiguration can be realized only in off-line mode because requires a transformation of original circuit in an oscillator. For that purpose, reconfiguration circuitry (RCC) activated by signal TestMode switches-off the source of input signal from the circuit and provides organization in the device global and/or local feedback (Figure 1, a) . The periodical signal of arbitrary shape with frequency f OSC is generated in the testing mode after finishing all transient processes at oscillator. Self-excitation frequency f OSC is a controlled parameter of reconfigured circuit, measurement and analysis of which provide the decision-making about functionality of the original circuit [9] .
Testing subcircuit
In order to provide the completeness of test it is possible to use several internal nodes. However, in this case both the complexity of controlling the reconfiguration subcircuit and hardware expenses are increased. Direct measurement of analog signal frequency is long enough process which needs special measuring equipment and, as result, brings to a decreasing the economical efficiency of testing. The solution of incircuit measuring and estimation of controlled frequency f OSC based on OBIST concept is proposed (Figure 1, b) . The digital code corresponding to measured self-excitation frequency is offered for using during testing instead of exact value of f OSC . The comparator and digital counter are used for generation of such code. The comparator transforms the output signal of the oscillator in the sequence of rectangle pulses with period proportional to f OSC and voltage level from 0 to V dd .
The counter after finishing all transient processes in the circuit under test provides an enumeration of pulses quantity of clock signal TestClk during one period of signal V. The value of frequency for clock signal TestClk is selected as no less than ] 60 f OSC [ what provides the measurement error no more than 0.8 %.
The counter contains the control unit (Fig. 2 ) which provides initialization of register-counter and detection of rising edge of input pulse sequence after fixed time delay corresponding to finish all transient processes at oscillator. The control unit (CU) validates the start of an enumeration of clock signal TestClk pulses quantity. The CU stops counting after detection the rising edge of next pulse of input sequence. The calculated digital code is kept in register-counter, the length of which is calculated using the lower bound of confidence limit for frequency f OSC of fault-free circuits taking into account the tolerance on circuit's components
where -the period of clock signal TestClk,
-the lower bound of confidence limits for frequency f OSC deviation.
The presence of tolerances for parameters of internal components of fault-free circuit has influence on the value of self-excitation frequency. The MonteCarlo method was used in order to estimate the confidence limit for frequency f OSC of fault-free circuit taking into account internal component tolerance. The calculation of frequency f OSC_i is performed for each iteration i. The parameters for internal components are assigned in casual way with specified mathematical expectation and standard deviation at each iteration step taking into account the tolerance for each type of elements. In order to get more exact confidence limit for frequency deviation it is recommended to use a distribution law and values of moments distinctive to integrated technology and technological line where IC will be realized. The digital codes are generated for all values f OSC_i . The upper and lower limits of fault-free circuit range are defined with specified reliability. The digital code of CUT measured frequency is compared with the range limits. When digital code is placed outside the confidence limits, the original circuit is considered as faulty. The result of frequency comparison is represented as FALSE or TRUE. So, the correct or incorrect behaviour of analog circuit is reflected in digital way by logical 0 or 1. The resulting bit of the proposed testing subcircuit may be used together with boundary scan techniques or BIST-circuitries applied for testing the digital subcircuit of a mixed-signal circuit. Thus, the proposed solution provides a possibility for joint testing both analog and digital subcircuits of mixed-signal IC. The proposed solution was co cal benchmark circuit of second-o e 3). The tolerance on internal parameters was set up as  5 % for resistors and  10 % for capacitors. The nodes 1, 2 and 3 are circuit's outputs of HPF, BPF and LPF, respectively. The BPF output has been selected as a test node because signal measured in it possesses the higher value of sensitivity to deviation of internal components' parameters calculated for the self-excitation frequency. The sensitivity analysis was performed using MATLAB software. During experiment the parametric faults for resistors and capacitors were appointed as parameter deviation on value  20 % and  50 % from the nominals. The simulation of the proposed BIST circuitry for the second-order active filter provided the detection 100 % of catastrophic faults. The following results were obtained for parametric faults: detection of 53.6 % at using confidential limit with reliability  = 0.997 and 78.6 % at using confidential limit with The fault coverage obtained by the proposed solution is high and not inferior to results of other authors for the same typical benchmark active filter, but measuring and estimation of output responses are performed in-circuit. reliability  = 0.9 (Table 1) . Analysis of the obtained results demonstrates high efficiency of the proposed solution at testing the second-order active filter. 
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